IEC 62014-4:2025 PDF

IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows

Первая страница стандарта IEC 62014-4:2025

Открыть превью (PDF)

Название (английский):

IEC 62014-4:2025

IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows

Статус документа:: Действующий
Формат:: Электронный (PDF)
Количество страниц:: 750
Дата публикации:: 25 июня 2025 г.
Издание:: IEEE IS 62014 edition 2 version 1
ICS:: 25.040.01

Язык документа:

ruen

Срок поставки:125 раб. дн. (перевод)

Цена:11 250 €

Описание (английский):

IEC 62014-4:2025 describes an eXtensible Markup Language (XML) schema for meta-data documenting intellectual property (IP) used in the development, implementation, and verification of electronic systems. This schema provides both a standard method to document IP that is compatible with automated integration techniques and a standard method (generators) for linking tools into a system development framework, enabling a more flexible, optimized development environment. Tools compliant with this standard will be able to interpret, configure, integrate, and manipulate IP blocks that comply with the IP meta-data description. The standard is independent of any specific design processes. It does not cover behavioral characteristics of the IP that are not relevant to integration. This standard enables the creation and exchange of IP in a highly automated design environment. This standard is published as a double logo IEC-IEEE standard.

Технические детали

Технический комитет: TC 91 - Electronics assembly technology
SKU: IEC 62014-4:2025

Abstract

Overview

IEC 62014-4:2025 - IP‑XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows defines an XML schema for IP meta-data used in the development, implementation, and verification of electronic systems. Published as a double‑logo IEC‑IEEE standard (aligned with IEEE Std 1685), this edition standardizes how intellectual property (IP) is described so tools can automatically interpret, configure, integrate, and manipulate IP blocks across tool flows. The standard is process‑agnostic and focuses on integration‑relevant metadata rather than IP behavioral details.

Key topics and requirements

XML schema for IP meta‑data: standardized format to describe components, ports, buses, memory maps, registers, and models for automated exchange.
Component and design descriptions: rules for packaging component definitions, interfaces, interconnections, file sets, and clear‑box elements.
Interface definitions: busDefinitions, abstractionDefinitions, ports (wire, transactional, grouped), qualifiers, and complex interconnections.
Addressing and memory maps: address spaces, memory mapping, remapping, and rules for calculating bit and bus addresses.
Registers and type definitions: register files, fields, enumerations, access policies and semantic consistency checks.
Generators and generator chains: standardized mechanism to link tools into a development framework (component generators, generatorChain, selectors).
Design configurations & catalogs: design views, configuration of interconnections and abstractors, and catalog management for IP exchange.
Abstractors and models: abstractor descriptions, views, and models to enable simulation and verification abstraction.
Data visibility & semantic rules: rules for bit visibility, address translation, and consistency to ensure interoperable exchanges between tools.

Applications and who should use it

IP vendors packaging reusable IP blocks for third‑party integration.
SoC architects and system integrators assembling multi‑vendor designs.
EDA tool developers implementing import/export, configuration, and generator support.
Verification engineers automating model and testbench generation from IP meta‑data.
Embedded systems teams using automated flows for register access, memory mapping, and address translation.

Practical benefits include reduced manual integration effort, improved automation in tool chains, consistent IP documentation, and easier exchange of IP between organizations.

Related standards

IEEE Std 1685 (aligned standard; IEC 62014‑4:2025 published under IEC‑IEEE double logo)
Other IP‑XACT family documents (referenced within IEC 62014‑4) for broader interoperability and tooling guidance.

Keywords: IEC 62014‑4:2025, IP‑XACT, IP meta‑data, XML schema, IP packaging, generator chains, memory map, register description, tool flows, IEC‑IEEE.

Overview

Key topics and requirements

XML schema for IP meta‑data: standardized format to describe components, ports, buses, memory maps, registers, and models for automated exchange.
Component and design descriptions: rules for packaging component definitions, interfaces, interconnections, file sets, and clear‑box elements.
Interface definitions: busDefinitions, abstractionDefinitions, ports (wire, transactional, grouped), qualifiers, and complex interconnections.
Addressing and memory maps: address spaces, memory mapping, remapping, and rules for calculating bit and bus addresses.
Registers and type definitions: register files, fields, enumerations, access policies and semantic consistency checks.
Generators and generator chains: standardized mechanism to link tools into a development framework (component generators, generatorChain, selectors).
Design configurations & catalogs: design views, configuration of interconnections and abstractors, and catalog management for IP exchange.
Abstractors and models: abstractor descriptions, views, and models to enable simulation and verification abstraction.
Data visibility & semantic rules: rules for bit visibility, address translation, and consistency to ensure interoperable exchanges between tools.

Applications and who should use it

IP vendors packaging reusable IP blocks for third‑party integration.
SoC architects and system integrators assembling multi‑vendor designs.
EDA tool developers implementing import/export, configuration, and generator support.
Verification engineers automating model and testbench generation from IP meta‑data.
Embedded systems teams using automated flows for register access, memory mapping, and address translation.

Practical benefits include reduced manual integration effort, improved automation in tool chains, consistent IP documentation, and easier exchange of IP between organizations.

Related standards

IEEE Std 1685 (aligned standard; IEC 62014‑4:2025 published under IEC‑IEEE double logo)
Other IP‑XACT family documents (referenced within IEC 62014‑4) for broader interoperability and tooling guidance.

Keywords: IEC 62014‑4:2025, IP‑XACT, IP meta‑data, XML schema, IP packaging, generator chains, memory map, register description, tool flows, IEC‑IEEE.

IEC 62014-4:2025 PDF

Технические детали

Abstract

Overview

Key topics and requirements

Applications and who should use it

Related standards

Похожие стандарты

Abstract

Overview

Key topics and requirements

Applications and who should use it

Related standards

Похожие стандарты

IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows

Surface mounted piezoelectric devices for frequency control and selection - Standard outlines and terminal le…

Electric vehicle conductive charging system - Part 23-1: DC electric vehicle supply equipment - Automated con…

Calibration of the prompt fission neutron logging tools

Fibre optic interconnecting devices and passive components - Fibre optic connector interfaces - Part 4: Type…

Medical electrical equipment - Part 2-91: Particular requirements for basic safety and essential performance…

Flexible displays - Part 6-42: Mechanical test methods - Flattening force measurement methods for rollable di…

Radiation protection instrumentation - Measurement of personal dose equivalents for X, gamma, neutron and bet…